

## 40G PSM4 Array ROSA (Preliminary)

### Q15S-XD95x-xxx Series

**TYPE NAME: Q15S-XD95x-xxx ( BR-GM99-xx )**

#### Product Description:

LuxNet Q15S-XD95x-xxx 40GBASE PSM4 array ROSA is designed for high-speed and high-performance Data Communication applications and Fiber Channel Networking/Storage applications. This device is integrated with 1310/1550nm Photo Detector array, Quad transimpedance amplifier, plastic lens array and high speed flex board. The product is especially designed for 40Gbps QSFP+ transceiver module.

#### Product Specifications:

Absolute Maximum Ratings

Parameter	Symbol	Unit	Min.	Max.	Note
Operating Temperature	T <sub>op</sub>	°C	-5	85	Case Temperature
Storage Temperature	T <sub>stg</sub>	°C	-40	85	
Solder Reflow Temperature	T <sub>s</sub>	°C	-	260	Max 10 seconds max.
Power Supply Voltage	V <sub>p</sub>	V	-0.3	4.5	
Optical Power	P <sub>in</sub>	dBm	-	5	

Electro-Optical Characteristics (T = 25°C, unless noted otherwise):


Parameter	Symbol	Unit	Min.	Typ	Max.	Test Condition
Supply Voltage	V <sub>cc</sub>	V	3.0	3.3	3.6	T <sub>c</sub> =0°C~85°C
Supply Current	I <sub>cc</sub>	mA	-	-	230	V <sub>cc</sub> = 3.3V@ T <sub>c</sub> =0°C~85°C
Sensitivity	S	dBm	-	-	-14.6	λ =1310nm, Speed=10.3125Gbps PRBS=2 <sup>31</sup> -1, BER=10 <sup>-12</sup> , ER=4.5dB T <sub>c</sub> =0°C~85°C
Wavelength	λ	nm		1310		T <sub>c</sub> =0°C~85°C
Dark Current	I <sub>d</sub>	nA	-	20	50	V <sub>r</sub> = -5V
Optical Return Loss	ORL	dB	-	-	-12	SMF MT/PC
Overload Power	P <sub>load</sub>	dBm	+1.5	-	-	PRBS=2 <sup>31</sup> -1, BER=10 <sup>-12</sup> , ER=4.5dB T <sub>c</sub> = 0°C~85°C
Rise /Fall Time	τ <sub>r</sub> /τ <sub>f</sub>	ps	-	-	30	V <sub>R</sub> =2V,20-80%,RL=50Ω
Cut-off Frequency	f <sub>c</sub>	GHz	9			V <sub>R</sub> =2V,RL=50Ω

\* Specifications are subject to change without notice.


Version 1.1

Parameter	Symbol	Unit	Min.	Typ	Max.	Test Condition
Eye mask margin	EMM	%	10	-	-	Mask according to IEEE802.3ba Annex 86A Table 86A3; Tc=0°C~85°C Pin= 1.5 ~ -12.6dBm
Stress receiver sensitivity in OMA	Ssen	dBm	-	-	-10.3	$\lambda = 1310\text{nm}$ , Speed=10.3125Gbps PRBS=2 <sup>31</sup> -1, BER=10 <sup>-12</sup> , Tc=0°C~85°C


### Outline Dimension(mm):



### Electrical IO Assignment:



### Optical IO Assignment:



PIN NUMBER	PIN NAME	Description
1	Z01N	Differential high-speed <b>Data Output</b> pads, P is the positive (non-inverted) node and N is the negative (inverted) node.
2	Z01P	
3	Z02N	
4	Z02P	
5	Z03N	
6	Z03P	
7	Z04N	
8	Z04P	
9	VCC	Positive supply of TIA stage
10		
11	GND	Negative supply, substrate
12		
13	LOS	<ul style="list-style-type: none"> <li>● Global hardware LOS status output (100k<math>\Omega</math> pull-up).</li> <li>● Pin Type: Digital Output.</li> <li>● Status: Open-drain with 100k<math>\Omega</math> pull-up.</li> </ul>
14	SCL	<ul style="list-style-type: none"> <li>● I<sup>2</sup>C clock interface. Pull-up resistor is required off-chip.</li> <li>● Pin Type: Digital Input.</li> <li>● Status: None</li> <li>● The I<sup>2</sup>C serial interfaces supports a single-master fast-mode (400kb/s) signalling.</li> <li>● The I<sup>2</sup>C slave with a default addresses of B8h.</li> <li>● The host-supplied SCL input to TIA is used to positive edge clock data into TIA and negative clock data out of TIA.</li> <li>● SCL pins are normally pulled HIGH with external 10k<math>\Omega</math> resistors.</li> </ul>
15	SDA	<ul style="list-style-type: none"> <li>● I<sup>2</sup>C data interface. Pull-up resistor is required off-chip.</li> <li>● Pin Type: Digital I/O.</li> <li>● Status: Open-drain.</li> <li>● The I<sup>2</sup>C serial interfaces supports a single-master fast-mode (400kb/s) signalling.</li> <li>● The I<sup>2</sup>C slave with a default addresses of B8h.</li> <li>● The SDA pin is bi-directional for serial data transfer. This pin is open-drain and may be wire-OR'ed with any other open-drain devices on the same bus.</li> <li>● SDA pins are normally pulled HIGH with external 10k<math>\Omega</math> resistors.</li> </ul>

16	GND	Negative supply, substrate
17		
18		
19		
20		